• A Verilog Hdl Primer by J.Bhasker

Book: A Verilog Hdl Primer 

Author: J.Bhasker

Edition: 3rd Edition 

Book Description
a primer that gradually introduces the reader to the complexities of SystemC by reference to common digital design concepts ... Well suited as a text book for sudents and great value for hardware designers that want to get started with SystemC Bernhard Niemann, Fraunhofer Institute for Integrated Circuits This is definitely a reference for designers who want to learn SystemC at RTL level. Numerous examples guide the reader towards a sound understanding of the language. Higher level SystemC features are introduced and not kept aside. Bottom line, a very good introductory book to systemC ... Yves Vanderperren, Alcatel Microelectronics Provides an excellent introduction to SystemC ... SystemC concepts are clearly explained and illustrated with practical examples. It is a must read for people interested in modeling hardware in SystemC .Abhijit Ghosh, Synopsys Very useful book for those interested in SystemC for hardware design ... has many practical examples and gives pragmatic advice on what is possible with RTL synthesis .Grant Martin, Fellow, Cadence Labs I enjoyed reading it. Recommended to designers learning SystemC for modeling and synthesis.. it will also be welcomed on both graduate and advanced undergraduate courses .David Long, Doulos

About the Author

Bhasker is an Architect at eSilicon Corporation. He was a Distinguished Member of Technical Staff at Bell Laboratories, Lucent Technologies. He has taught VHDL and Verilog HDL at Lucent Technologies for more than four years. He has written four other books on hardware description languages and synthesis including the best-selling books "A VHDL Primer" and "Verilog HDL Synthesis, A Practical Primer". Bhasker has a Ph.D. in Computer Science from the University of Minnesota, M.Tech. in Computer Technology and a B.Tech. in Electrical Engineering from the Indian Institute of Technology, New Delhi.

Write a review

Note: HTML is not translated!
    Bad           Good
Captcha

A Verilog Hdl Primer by J.Bhasker

  • Product Code: CS1285
  • Availability: In Stock
  • RS:475.00
  • RS:250.00

  • Price in reward points: 1

Related Products

Security analysis and portfolio Management/Sindhu.A.R,S.Nagarajan

Security analysis and portfolio Management/Sindhu.A.R,S.Nagarajan

Book-Security analysis and portfolio ManagementAuthor-Sindhu.A.R,S.NagarajanEdition-2014..

RS:75.00 RS:135.00

Jayam TET for Elementary Teachers

Jayam TET for Elementary Teachers

Jayam TET(TamilNadu Teachers Eligibility Test) for Elementary Teachers Paper - 1ஜெயம் இடைநிலை ஆசிரிய..

RS:120.00 RS:300.00

Business Economics - Dr. S.Sankaran

Business Economics - Dr. S.Sankaran

Book: Business Economics Author: Dr. S.Sankaran Edition: 2008..

RS:130.00 RS:275.00

Samacheer Kalvi Science Class 6th to 12th TET-II by Tamil Iniyan(சமச்சீர் கல்வி அறிவியல் 6th to 12th TET-II)

Samacheer Kalvi Science Class 6th to 12th TET-II by Tamil Iniyan(சமச்சீர் கல்வி அறிவியல் 6th to 12th TET-II)

Book: Samacheer Kalvi Science Class 6th to 12th TET-II(சமச்சீர் கல்வி அறிவியல் 6th to 12th TET-II)Au..

RS:380.00 RS:600.00

Tags: A, Verilog, Hdl, Primer, J, Bhasker